

CS 270: Computer Organization

Sequential Implementation

Instructor:

Professor Stephen P. Carl

Y86 Instruction Set


Byte	0	1	2	3	4	5
nop	0	0				
halt	1	0				
rrmovl rA, rB	2	0	rA	rB		
irmovl V, rB	3	0	8	rB	V	
rmmovl rA, D(rB)	4	0	rA	rB	D	
mrmmovl D(rB), rA	5	0	rA	rB	D	
opl rA, rB	6	fn	rA	rB		
jXX Dest	7	fn	Dest			
call Dest	8	0	Dest			
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		

addl	6	0
subl	6	1
andl	6	2
xorl	6	3
jmp	7	0
jle	7	1
jil	7	2
je	7	3
jne	7	4
jge	7	5
jg	7	6

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



SEQ Hardware

Key:

Predesigned hardware blocks in blue

- E.g., memories, ALU


Control logic in gray



- Described in HCL

Thick lines: 32-bit word values


Thin lines: 4-8 bit values

Dotted lines: 1-bit values






Instruction Decoding



Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

Executing Arith./Logical Operation



Fetch

- Read 2 bytes

Decode

- Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

- Do nothing

Write back

- Update register

PC Update

- Increment PC by 2

Stage Computation: Arith/Log. Ops

	OPI rA, rB	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB \text{ OP } valA$ Set CC	Perform ALU operation Set condition code register
Memory		
Write back	$R[rB] \leftarrow valE$	Write back result
PC update	$PC \leftarrow valP$	Update PC

- Here we formulate instruction execution as sequence of small steps
- Use the same general form for all instructions

Executing `rmmovl`



Fetch

- Read 6 bytes

Decode

- Read operand registers

Execute

- Compute effective address

Memory

- Write to memory

Write back

- Do nothing

PC Update

- Increment PC by 6

Stage Computation: `rmmovl`

<code>rmmovl rA, D(rB)</code>		
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_4[PC+2]$ $valP \leftarrow PC+6$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB + valC$	Compute effective address
Memory	$M_4[valE] \leftarrow valA$	Write value to memory
Write back		
PC update	$PC \leftarrow valP$	Update PC

Note use of ALU for address computation

Executing `popl`

`popl rA` `b 0 rA 8`

Fetch

- Read 2 bytes

Decode

- Read stack pointer

Execute

- Increment stack pointer by 4

Memory

- Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update


- Increment PC by 2

Stage Computation: `popl`

	<code>popl rA</code>	
Fetch	<code>icode:ifun ← M₁[PC]</code>	Read instruction byte
	<code>rA:rB ← M₁[PC+1]</code>	Read register byte
	<code>valP ← PC+2</code>	Compute next PC
Decode	<code>valA ← R[%esp]</code>	Read stack pointer
	<code>valB ← R [%esp]</code>	Read stack pointer
Execute	<code>valE ← valB + 4</code>	Increment stack pointer
Memory	<code>valM ← M₄[valA]</code>	Read from stack
Write	<code>R[%esp] ← valE</code>	Update stack pointer
back	<code>R[rA] ← valM</code>	Write back result
PC update	<code>PC ← valP</code>	Update PC

- Note use of ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

- Do nothing

Execute

- Determine whether to take branch based on jump condition and condition codes

Memory

- Do nothing

Write back

- Do nothing

PC Update


- Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
Fetch	$icode:ifun \leftarrow M_1[PC]$	Read instruction byte
	$valC \leftarrow M_4[PC+1]$	Read destination address
	$valP \leftarrow PC+5$	Fall through address
Decode		
Execute	$Bch \leftarrow Cond(CC,ifun)$	Take branch?
Memory		
Write back		
PC update	$PC \leftarrow Bch ? valC : valP$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

- Read stack pointer

Execute

- Decrement stack pointer by 4

Memory

- Write incremented PC to new value of stack pointer

Write back

- Update stack pointer

PC Update


- Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	valC $\leftarrow M_4[PC+1]$	Read destination address
	valP $\leftarrow PC+5$	Compute return point
Decode	valB $\leftarrow R[\%esp]$	Read stack pointer
Execute	valE $\leftarrow valB + -4$	Decrement stack pointer
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valC$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



Fetch

- Read 1 byte

Decode

- Read stack pointer

Execute

- Increment stack pointer by 4

Memory

- Read return address from old stack pointer

Write back

- Update stack pointer

PC Update

- Set PC to return address

Stage Computation: `ret`

		<code>ret</code>	
Fetch		<code>icode:ifun ← M_i[PC]</code>	Read instruction byte
Decode		<code>valA ← R[%esp]</code> <code>valB ← R[%esp]</code>	Read operand stack pointer Read operand stack pointer
Execute		<code>valE ← valB + 4</code>	Increment stack pointer
Memory		<code>valM ← M₄[valA]</code>	Read return address
Write back		<code>R[%esp] ← valE</code>	Update stack pointer
PC update		<code>PC ← valM</code>	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		<code>OPI rA, rB</code>	
Fetch	<code>icode,ifun</code>	<code>icode:ifun ← M_i[PC]</code>	Read instruction byte
	<code>rA,rB</code>	<code>rA:rB ← M_i[PC+1]</code>	Read register byte
	<code>valC</code>		[Read constant word]
	<code>valP</code>	<code>valP ← PC+2</code>	Compute next PC
Decode	<code>valA, srcA</code>	<code>valA ← R[rA]</code>	Read operand A
	<code>valB, srcB</code>	<code>valB ← R[rB]</code>	Read operand B
Execute	<code>valE</code>	<code>valE ← valB OP valA</code>	Perform ALU operation
	<code>Cond code</code>	Set CC	Set condition code register
Memory	<code>valM</code>		[Memory read/write]
Write back	<code>dstE</code>	<code>R[rB] ← valE</code>	Write back ALU result
	<code>dstM</code>		[Write back memory result]
PC update	<code>PC</code>	<code>PC ← valP</code>	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest	
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA,rB		[Read register byte]
	valC	valC $\leftarrow M_4[PC+1]$	Read constant word
	valP	valP $\leftarrow PC+5$	Compute next PC
Decode	valA, srcA		[Read operand A]
	valB, srcB	valB $\leftarrow R[\%esp]$	Read operand B
Execute	valE	valE $\leftarrow valB + -4$	Perform ALU operation
	Cond code		[Set condition code reg.]
Memory	valM	$M_4[valE] \leftarrow valP$	[Memory read/write]
Write	dstE	$R[\%esp] \leftarrow valE$	[Write back ALU result]
back	dstM		Write back memory result
PC update	PC	PC $\leftarrow valC$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

Fetch

icode Instruction code
 ifun Instruction function
 rA Instr. Register A
 rB Instr. Register B
 valC Instruction constant
 valP Incremented PC

Decode

srcA Register ID A
 srcB Register ID B
 dstE Destination Register E
 dstM Destination Register M
 valA Register value A
 valB Register value B

Execute

valE ALU result
 Bch Branch flag

Memory

valM Value from memory

SEQ Hardware

Key:

Predesigned hardware blocks in blue

- E.g., memories, ALU


Control logic in gray

- Described in HCL


Thick lines: 32-bit word values

Thin lines: 4-8 bit values

Dotted lines: 1-bit values



Fetch Logic



Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC


Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses




Execute Logic

Units

- ALU
 - Implements 4 A/L functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?




Memory Logic

Memory

- Reads or writes memory word

Control Logic


- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



PC Update Logic

New PC

- Select next value of PC



SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle